













TABLE 5–16 Exam	ple AND instructions.
Assembly Language	Operation
AND AL,BL	AL = AL and BL
AND CX,DX	CX = CX and DX
AND ECX,EDI	ECX = ECX and EDI
AND RDX,RBP	RDX = RDX and RBP (64-bit mode)
AND CL,33H	CL = CL and 33H
AND DI,4FFFH	DI = DI and 4FFFH
AND ESI,34H	ESI = ESI and 34H
AND RAX,1	RAX = RAX and 1 (64-bit mode)
AND AX,[DI]	The word contents of the data segment memory location addressed
PEARSON Architecture, Programmin	BOBG/8088, 80186/80188, 80286, 80386, 80486 Pentium, tium II, Partium, 4, and Care2 with 64-bit Extensions g, and InterFactor, Eighth Edition Linper Saddle River, New, Jersey 07458 - All rights reserved







TABLE 5-17 Example 0	OR instructions.	
Assembly Language	Operation	
OR AH,BL	AL = AL or BL	
OR SI,DX	SI = SI or DX	
OR EAX,EBX	EAX = EAX or EBX	
OR R9,R10	R9 = R9 or R10 (64-bit mode)	
OR DH,0A3H	DH = DH or 0A3H	
OR SP,990DH	SP = SP or 990DH	
OR EBP,10	EBP = EBP or 10	
OR RBP,1000H	RBP = RBP or 1000H (64-bit mode)	
OR DX,[BX]	DX is ORed with the word contents of data segment memory	
	location addressed by BX	
The Intel Microprocessors: 8086/800 Pentium Pro Processor, Pentium II, Pen Architecture, Programming, and Int	88, 80186/80188, 80286, 80386, 80486 Pentium, ntium, 4, and Core2 with 64-bit Extensions Copyright ©2009 by Pearson Education, Inc. terfacing, Eighth Edition Upper Saddle River, New Jersey 07458 • All rights reserved.	









Assembly Language	Operation	
XOR CH,DL	CH = CH xor DL	
XOR SI,BX	SI = SI xor BX	
XOR EBX,EDI	EBX = EBX xor EDI	
XOR RAX,RBX	RAX = RAX xor RBX (64-bit mode)	
XOR AH,0EEH	AH = AH xor 0EEH	
XOR DI,00DDH	DI = DI xor 00DDH	
XOR ESI,100	ESI = ESI xor 100	
XOR R12,20	R12 = R12 xor 20 (64-bit mode)	
XOR DX,[SI]	DX is Exclusive-ORed with the word contents of the data segmen memory location addressed by SI	



- The destination operand is normally tested against immediate data (indicating the bit weight).
- 80386 Pentium 4 contain additional test instructions that test single bit positions.
 - four different bit test instructions available

The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium Pentium Pro Processor, Pentium II, Pentium, 4, and Core2 with 64-bit Extensions Architecture, Programming, and Interfacing, Eighth Edition

• All forms test the bit position in the destination operand selected by the source operand.

Copyright ©2009 by Pearson Education, Inc Upper Saddle River, New Jersey 07458 • All rights reserved

TEST TEST TEST	DL,DH CX,BX	DL is ANDed with DH CX is ANDed with BX
TEST TEST	CX,BX	CX is ANDed with BX
TEST	EDV FOV	
TEST	EDX,ECX	EDX is ANDed with ECX
1LU1	RDX,R15	RDX is ANDed with R15 (64-bit mode)
TEST	AH,4	AH is ANDed with 4
TEST	EAX,256	EAX is ANDed with 256

NOT and NEG The NOT instruction inverts all bits of a byte, word, or ٠ doubleword. One's complement. - None of flags affected. NEG two's complements a number. - The arithmetic sign of a signed number changes from positive to negative or negative to positive - The CF flag cleared to 0 if the source operand is 0; otherwise it is set to 1. other flags are set according to the result. The NOT function is considered logical, NEG function • is considered an arithmetic operation. NOT and NEG can use any addressing mode except segment register addressing. The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentium Pentium Pro Processor, Pentium II, Pentium, 4, and Core2 with 64-bit Extensions Architecture, Programming, and Interfacing: Eighth Edition

Copyright ©2009 by Pearson Education, Inc Upper Saddle River, New Jersey 07458 • All rights reserved

TABLE 5–21 Example NOT and NEG instructions.			
Assembly Language	Operation		
NOT CH	CH is one's complemented		
NEG CH	CH is two's complemented		
NEG AX	AX is two's complemented		
NOT EBX	EBX is one's complemented		
NEG ECX	ECX is two's complemented		
NOT RAX	RAX is one's complemented (64-bit mode)		
NOT TEMP	The contents of data segment memory location TEMP is one's complemented		
NOT BYTE PTR[BX]	The byte contents of the data segment memory location addressed by BX are one's complemented		
PEARSON Pentium Pro Processors: 8086/8 Pentium Pro Processor, Pentium II, P Architecture, Programming, and Ir Barry B. Brey	088, 80186/80188, 80286, 80386, 80486 Pentium, entium, 4, and Core2 with 64-bit Extensions Copyright ©2009 by Pearson Education, Inc. nterfacing, Eighth Edition Upper Saddle River, New Jersey 07458 • All rights reserved.		

Shift and Rotate

• Shift and rotate instructions manipulate binary numbers at the binary bit level.

- as did AND, OR, Exclusive-OR, and NOT

- Common applications in low-level software used to control I/O devices.
- The microprocessor contains a complete complement of shift and rotate instructions that are used to shift or rotate any memory data or register.

Copyright ©2009 by Pearson Education, Inc Upper Saddle River, New Jersev 07458 • All rights reserved

The Intel Microprocessors: 8086/8088, 80186/80188, 80286, 80386, 80486 Pentiur Pertium Pro Processor, Pentium II, Pentium, 4, and Core2 with 64-bit Extensions Architecture, Programming, and Interfacing, Eighth Edition







Assembly Language	Operation		
SHL AX,1	AX is logically shifted left 1 place		
SHR BX,12	BX is logically shifted right 12 places		
SHR ECX,10	ECX is logically shifted right 10 places		
SHL RAX,50	RAX is logically shifted left 50 places (64-bit mode)		
SAL DATA1,CL	The contents of data segment memory location DATA1 are arithmetically shifted left the number of spaces specified by CL		







Assembly Language	Operation		
ROL SI,14	SI rotates left 14 places		
RCL BL,6	BL rotates left through carry 6 places		
ROL ECX,18	ECX rotates left 18 places		
ROL RDX,40	RDX rotates left 40 places		
RCR AH,CL	AH rotates right through carry the number of places specified by CL		